71M6533G-IGTR/F【PDF 6/132 页】IC ENERGY METER 3PH 100LQFP

您好，
买卖IC网欢迎您。
请登录
免费注册

2页 3页 4页 5页 [6页]7页 8页 9页 10页

71M6533/G/H and 71M6534/H Data Sheet

FDS_6533_6534_004

Tables

Table 1: Signals Selected for the ADC with SLOTn_SEL and SLOTn_ALTSEL ( MUX_DIV[3:0] = 7) ........... 11

Table 2: ADC Resolution ....................................................................................................................... 11

Table 3: ADC RAM Locations ................................................................................................................ 12

Table 4: XRAM Locations for ADC Results ............................................................................................ 15

Table 5: Inputs Selected in Regular and Alternate Multiplexer Cycles..................................................... 15

Table 6: CKMPU Clock Frequencies ...................................................................................................... 19

Table 7: Memory Map ............................................................................................................................ 20

Table 9: Special Function Register Map ................................................................................................. 21

Table 10: Generic 80515 SFRs - Location and Reset Values ................................................................. 22

Table 11: PSW Bit Functions (SFR 0xD0) ............................................................................................... 23

Table 12: Port Registers ........................................................................................................................ 24

Table 13: Stretch Memory Cycle Width .................................................................................................. 25

Table 14: 71M6533/71M6534 Specific SFRs ......................................................................................... 25

Table 16: UART Modes ......................................................................................................................... 27

Table 18: The S1CON (UART1) Register (SFR 0x9B) ............................................................................. 28

Table 19: PCON Register Bit Description (SFR 0x87) ............................................................................. 28

Table 20: Timers/Counters Mode Description ........................................................................................ 29

Table 21: Allowed Timer/Counter Mode Combinations ........................................................................... 29

Table 22: TMOD Register Bit Description (SFR 0x89) ............................................................................ 29

Table 23: The TCON Register Bit Functions (SFR 0x88) ........................................................................ 30

Table 24: The IEN0 Bit Functions (SFR 0xA8)........................................................................................ 31

Table 25: The IEN1 Bit Functions (SFR 0xB8) ....................................................................................... 31

Table 26: The IEN2 Bit Functions (SFR 0x9A)........................................................................................ 31

Table 27: TCON Bit Functions (SFR 0x88) ............................................................................................. 32

Table 28: The T2CON Bit Functions (SFR 0xC8) ................................................................................... 32

Table 29: The IRCON Bit Functions (SFR 0xC0) .................................................................................... 32

Table 30: External MPU Interrupts ......................................................................................................... 33

Table 31: Interrupt Enable and Flag Bits ................................................................................................ 33

Table 32: Interrupt Priority Level Groups ................................................................................................ 34

Table 33: Interrupt Priority Levels .......................................................................................................... 34

Table 35: Interrupt Polling Sequence ..................................................................................................... 35

Table 36: Interrupt Vectors .................................................................................................................... 35

Table 37: Clock System Summary ......................................................................................................... 37

Table 38: Bank Switching with FL_BANK[2:0] ........................................................................................ 41

Table 39: Data/Direction Registers and Internal Resources for DIO 1-15................................................ 43

Table 40: Data/Direction Registers and Internal Resources for DIO 16-30.............................................. 43

Table 41: Data/Direction Registers and Internal Resources for DIO 36-47.............................................. 44

Table 45: EECTRL Bits for the 3-wire Interface ....................................................................................... 48

Table 46: SPI Registers ......................................................................................................................... 50

Table 47: SPI Command Description ..................................................................................................... 51

Table 49: TMUX[4:0] Selections ............................................................................................................ 54

Table 50: Available Circuit Functions ..................................................................................................... 58

Table 51: VREF Definition for the Regular Accuracy Parts ..................................................................... 70

Table 52: VREF Definition for the High-Accuracy Parts .......................................................................... 70

Table 53: I/O RAM Map – Functional Order ........................................................................................... 79

Table 54: I/O RAM Description – Alphabetical (by Bit Name) ................................................................. 83

Table 55: CE EQU[2:0] Equations and Element Input Mapping .............................................................. 97

Table 56: CE Raw Data Access Locations ............................................................................................. 97

Table 57: CESTATUS (CE RAM 0x80) Bit Definitions .............................................................................. 98

Table 59: Sag Threshold and Gain Adjust Control................................................................................ 100

Table 60: CE Transfer Variables .......................................................................................................... 100

Table 61: CE Energy Measurement Variables...................................................................................... 101

Table 62: Other Transfer Variables ...................................................................................................... 102

Table 63: CE Temperature Registers ................................................................................................... 102

Table 65: CE Parameters for Noise Suppression and Code Version..................................................... 104

Table 66: CE Calibration Parameters ................................................................................................... 104

Table 67: Absolute Maximum Ratings .................................................................................................. 107

6

Rev 2

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

我的联系方式

*

*

*

相关PDF资料

71M6543F-IGT/F IC ENERGY METERING

71M6545-IGT/F IC ENERGY METERING

720-10007-00300 CBL D-SUB 9PIN FMAL-25PIN FML 3M

720-10010-00025 CBL DSUB 9PIN FML-25PIN MAL .25M

720-10020-00300 CBL DSUB 9PIN FML-9PIN MALE 3M

720-10021-00300 CBL DSUB 9PIN FML-9PIN FEMAL 3M

72231-0881 8 POS T/P SHLD 4 GR ASSY

7250B PANEL KIT BOTTOM FOR R-1220 CASE

相关代理商/技术参数

71M6533H 制造商:TERIDIAN 制造商全称:TERIDIAN 功能描述:Energy Meter IC

71M6533H-IEL 制造商:Maxim Integrated Products 功能描述:Metering Systems on a Chip - SoC Precision Energy Meter IC

71M6533H-IEL/F 制造商:Maxim Integrated Products 功能描述:Metering Systems on a Chip - SoC Precision Energy Meter IC

71M6533H-IELR 制造商:Maxim Integrated Products 功能描述:Metering Systems on a Chip - SoC Precision Energy Meter IC

71M6533H-IELR/F 制造商:Maxim Integrated Products 功能描述:Metering Systems on a Chip - SoC Precision Energy Meter IC

71M6533H-IGT/F 功能描述:计量片上系统 - SoC Precision Energy Meter IC RoHS:否制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel

71M6533H-IGT/F1 功能描述:计量片上系统 - SoC RoHS:否制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel

71M6533H-IGTR/F 功能描述:计量片上系统 - SoC Precision Energy Meter IC RoHS:否制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel